Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

Claims 1-4 (canceled)

- Claim 5 (currently amended): A semiconductor device, 1 which is formed by combining and disposing pre-registered 2 functional blocks, and determining a wiring pattern in 3 accordance with a given logic circuit specification, 4 wherein: 5 each ofat least one of the functional blocks has a 6 7 logic circuit and a diode; and the diode is composed of a first conduction type 8 diffusion layer and a second conduction type well connected 9 10 to a power source, the diode being connected to an input terminal, which is to be potential-clamped, among input 11 terminals of the functional blocks 12 the diode is connected to a potential-clamped input 13 terminal of the at least one of the functional blocks. 14
- Claim 6 (previously presented): The semiconductor device as claimed in Claim 5, wherein the logic circuit is a memory.

- Claim 7 (currently amended): A method of designing a semiconductor device, which is formed by combining and disposing pre-registered functional blocks, and determining a wiring pattern in accordance with a given logic circuit
- specification, comprising the steps of:
- 6 registering the functional blocks in advance,
- wherein each of at least one of the functional blocks

 has a logic circuit and a diode, and
- wherein the diode is composed of a first conduction
 type diffusion layer and a second conduction type well
 connected to a power source, the diode being connected to
 an input terminal, which is to be potential-clamped, among
 input terminals of the functional blocks
- the diode is connected to a potential-clamped input
 terminal of the at least one the functional blocks.
- Claim 8 (previously presented): A computer-readable recording medium, on which the method of designing a semiconductor device, as claimed in Claim 7, is stored as a program to be executed by a computer.
- Claim 9 (currently amended): A design support
 apparatus for a semiconductor device, which is formed by
 combining and disposing pre-registered functional blocks,
 and determining a wiring pattern in accordance with a given
 logic circuit specification, comprising:

- 6 registration means for registering the functional
- 7 blocks in advance,
- wherein each of at least one of the functional blocks
- 9 has a logic circuit and a diode, and
- wherein the diode is composed of a first conduction
- 11 type diffusion layer and a second conduction type well
- 12 connected to a power source, the diode being connected to
- an input terminal, which is to be potential-clamped, among
- input terminal[[s]] of the <u>at least one of the functional</u>
- 15 blocks.
 - Claim 10 (new): A semiconductor device which is formed
 - by combing and disposing pre-registered functional blocks,
 - and determining a wiring pattern in accordance with a given
 - 4 logic circuit specification, wherein:
 - 5 at least one of the functional blocks including
 - 6 functional blocks has a logic circuit and a diode which is
 - 7 at least connected to an input pin where results of an
 - 8 antenna ratio exceed an allowed antenna ratio; and
 - 9 the diode is composed of a first conduction type
- 10 diffusion layer and a second conduction type well connected
- 11 to a power source,
- the diode is connected a potential-clamped input
- terminal of the at least one of the functional blocks.
- 1 Claim 11 (new): The semiconductor device as claimed in

- 2 Claim 10, wherein the logic circuit is a memory.
- Claim 12 (new): A method of designing a semiconductor
- device, which is formed by combining and disposing pre-
- 3 registered functional blocks, and determining a wiring
- 4 pattern in accordance with a given logic circuit
- 5 specification, comprising the steps of:
- 6 registering the functional blocks in advance,
- 7 wherein at least one of functional blocks has a logic
- 8 circuit and a diode which is at least connected to an input
- 9 pin where results of an antenna ratio exceed an allowed
- 10 antenna ration;
- wherein the diode is composed of a first conduction
- 12 type diffusion later and a second conduction type well
- 13 connected to a power source,
- 14 the diode is connected to a potential-clamped input
- 15 terminal of the at least one of the functional blocks.
 - Claim 13 (new): A computer-readable recording medium,
 - on which the method of designing a semiconductor device, as
- 3 claimed in Claim 12, is stored as a program to be executed
- 4 by a computer.
- 1 Claim 14 (new): A design support apparatus for a
- 2 semiconductor device, which is formed by combining and
- 3 disposing pre-registered functional blocks, and determining

Appl. No. 10/600,737 Preliminary Amdt. Dated December 7, 2004 Reply to Office action of N/A

- a wiring pattern in accordance with a given logic circuit
- 5 specification, comprising:
- 6 registration means for registering the functional
- 7 blocks in advance,
- wherein at least one of the functional blocks has a
- 9 logic circuit and a diode which is at least connected to an
- input pin where results of an antenna ratio exceed an
- 11 allowed antenna ratio, and
- 12 wherein the diode is composed of a first conduction
- 13 type diffusion layer and a second conduction type well
- 14 connected to a potential-clamped input terminal of the at
- 15 least one of the functional blocks.